

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/550,645	08/23/2006	Tominaga Koji	FUJ-0002	1944
23413 7590 01/02/2008 CANTOR COLBURN, LLP 20 Church Street 22nd Floor Hartford, CT 06103			EXAMINER	
			MALEK, MALIHEH	
			ART UNIT	PAPER NUMBER
			2813	
			· 	
			MAIL DATE	DELIVERY MODE
	•		01/02/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
·	10/550,645	KOJI ET AL.			
Office Action Summary	Examiner	Art Unit			
	Maliheh Malek	2813			
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet w	ith the correspondence address			
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perions for reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI 1.136(a). In no event, however, may a not will apply and will expire SIX (6) MO ute, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status					
1) ☐ Responsive to communication(s) filed on 23 2a) ☐ This action is FINAL. 2b) ☐ This action is FINAL. 2b) ☐ This action is application is in condition for allow closed in accordance with the practice under	nis action is non-final. vance except for formal mat	• •			
Disposition of Claims					
4) ☐ Claim(s) <u>1-6</u> is/are pending in the application 4a) Of the above claim(s) is/are withdown 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) <u>1-6</u> is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and Application Papers	rawn from consideration.	,			
9) ☐ The specification is objected to by the Examination. The drawing(s) filed on 23 September 2005 in Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction. The oath or declaration is objected to by the	s/are: a)⊠ accepted or b)[ne drawing(s) be held in abeya ection is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No	Summary (PTO-413) (s)/Mail Date			
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 9/23/2005	5) Notice of 6) Other:	Informal Patent Application			

10/550,645 Art Unit: 2813

DETAILED ACTION

This office action is in response to the application filed on 9/23/2005.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in <u>Graham v. John Deere Co., 383 U.S. 1, 148 USPQ 459 (1966)</u>, that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows: *(See MPEP Ch. 2141)*

- a. Determining the scope and contents of the prior art;
- b. Ascertaining the differences between the prior art and the claims in issue;
- c. Resolving the level of ordinary skill in the pertinent art; and
- d. Evaluating evidence of secondary considerations for indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

2. Claims 1 and 3-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Harada (Pub. No.: US 2002/0195643 A1).

Regarding claim 1, Harada teaches a semiconductor device ([0001]) characterized in that an interface layer 11b, a diffusion suppressing layer 11a

10/550,645 Art Unit: 2813

and a high dielectric constant insulating film 11c are sequentially formed in this order on one surface of a silicon substrate 10 ([0075]).

Regarding claim 1, Harada discloses the claimed invention except for that specifically teaches that the layer 11a is a diffusion suppressing layer. It would have been obvious to one having ordinary skill in the art at the time the invention was made to have layer 11a as a diffusion suppressing layer since it is known in the art that high-k dielectric materials are suitable barrier layers which prevent the reaction between two adjacent layers.

Regarding claim 3, Harada teaches a semiconductor device wherein the constitutional element of the high dielectric constant insulating film is made the same as part of the constitutional elements of the interface layer to prevent a reaction between the adjacent layers ([0075]).

Regarding claim 4, Harada teaches a method for manufacturing a semiconductor device ([0001]) characterized by comprising: forming an initial layer 11b on one surface of a silicon substrate 10; forming a diffusion suppressing layer 11a on the surface of the initial layer 11b ([0075]); performing heat treatment to allow the initial layer to become an interface layer mutually diffused with the silicon substrate 10; and forming a high dielectric constant insulating film on the surface of the diffusion suppressing layer ([0022]). The device structure of Harada is the same as the device claimed. It can be assumed that the device will inherently be produced by the claimed process. See, for example, In re King, 801 F.2d 1324, 231 USPQ 136 (Fed. Cir. 1986).

10/550,645 Art Unit: 2813

Regarding claim 5, Harada teaches a method for manufacturing a semiconductor device ([0001]) characterized by comprising: forming an initial layer on one surface of a silicon substrate; forming a diffusion suppressing layer on the surface of the initial layer; forming a high dielectric constant insulating film on the surface of the diffusion suppressing layer ([0075]); and performing heat treatment to allow the initial layer to become an interface layer mutually diffused with the silicon substrate ([0022]). The device structure of Harada is the same as the device claimed. It can be assumed that the device will inherently be produced by the claimed process. See, for example, In re King, 801 F.2d 1324, 231 USPQ 136 (Fed. Cir. 1986).

Regarding claim 5, performing heat treatment after or before forming the high dielectric constant insulating film is an obvious alternative since selection of any order of performing process steps is *prima facie* obvious in the absence of new or unexpected results; *In re Burhans, 154 F.2d 690 USPQ 330 (CCPA 1946); In re Gibson, 39 F2d 975, 5 USPQ 230 (CCPA 1930). MPEP 2144.04.*

3. Claims 2 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Harada (Pub. No.: US 2002/0195643 A1) in view of Bai (Pub. No.: US 2001/0013629 A1).

Regarding claim 2, the previous combination remains as applied to claim 1 above.

10/550,645

Art Unit: 2813

However, regarding claim 2, the previous combination does not teach a semiconductor device wherein the interface layer have an equivalently converted SiO₂ thickness of 1.0 nm or smaller.

In the same field of endeavor, regarding claim 2, Bai teaches a semiconductor device wherein the interface layer have an equivalently converted SiO₂ thickness of 1.0 nm or smaller ([0020] and table I) to increase the capacitance of a gate dielectric without decreasing the performance of the device ([0012]). Bai discloses the claimed invention except for the exact value of the SiO₂ thickness of 1.0 nm or less. It would have been obvious to one having ordinary skill in the art at the time the invention was made to have an interface layer having equivalently converted SiO₂ thickness of 1.0 nm or less, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller, 105 USPQ 233 (CCPA 1955)*.

Regarding claim 6, Harada teaches a semiconductor device wherein the constitutional element of the high dielectric constant insulating film is made the same as part of the constitutional elements of the interface layer to prevent a reaction between the adjacent layers ([0075]).

Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Nishiyama et al. (Pub. No.: US 2003/0218223 A1) teach a semiconductor device and a method of manufacturing the semiconductor device where the semiconductor device of one of several disclosed embodiments comprises a semiconductor layer having a source region and a drain region, and a gate insulating film provided on the semiconductor layer between the source region and the drain region.

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Maliheh Malek whose telephone number is (571)270-1874. The examiner can normally be reached on Mon-Fri, 8:30-6pm ET.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl-W. Whitehead can be reached on 571-272-1702. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

10/550,645

Art Unit: 2813

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Dec. 21, 2007

MM

THAO X. LE
PRIMARY PATENT EXAMINER